Bulk CMOS RF switch with reduced parasitic capacitance

ABSTRACT

Bulk CMOS RF switches having reduced parasitic capacitance are achieved by reducing the size and/or doping concentration of the switch&#39;s N-doped tap (N-Tap) element, which is used to conduct a bias voltage to a Deep N-Well disposed under each switch&#39;s P-Type body implant (P-Well). Both the P-Well and the N-Tap extend between an upper epitaxial silicon surface and an upper boundary of the Deep N-well. A low-doping-concentration approach utilizes intrinsic (lightly doped) N-type epitaxial material to provide a body region of the N-Tap element, whereby an N+ surface contact diffusion is separated from an underlying section of the Deep N-well by a region of intrinsic epitaxial silicon. An alternative reduced-size approach utilizes an open-ring deep trench isolation structure that surrounds the active switch region (e.g., the Deep N-well and P-Well), and includes a relatively small-sized N-Tap region formed in an open corner region of the isolation structure.

RELATED APPLICATION

The present application is a divisional of commonly owned U.S. patentapplication Ser. No. 15/587,969, filed May 5, 2017 and entitled BULKCMOS RF SWITCH WITH REDUCED PARASITIC CAPACITANCE.

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a RF switches, and more particular tobulk RF switches fabricated using CMOS or BiCMOS fabrication techniques.

Related Art

RF Switches built from N-Type Field-Effect Transistors (NFETs) on bulkSilicon substrates using Complementary Metal-Oxide Semiconductor (CMOS)or BiCMOS processing techniques (herein referred to as “bulk CMOS RFswitches) suffer from large parasitic capacitances due to the variousP-N junctions that are inherent in conventional RF switchesconfigurations. These parasitic capacitances manifest themselves in theform of lower RF impedance between the device and ground that leads topoor isolation (i.e., current leakage) of the switch in the off state(referred to as C_(off)).

FIGS. 8(A) and 8(B) are plan and cross-sectional side views showing aconventional NFET 50, which is representative of a typical conventionalbulk CMOS RF switch. As indicated in FIG. 8(B), NFET 50 is formed on abase structure including a substrate 51 and an epitaxial layer 52.Epitaxial layer 52 is typically initially formed as a lightly N-dopedepitaxial (N-epi) material on a p-type monocrystalline silicon substrate51 using known techniques, and is then subjected to known dopingprocesses such that the P-type or N-type dopants are diffused intocorresponding regions of epitaxial 52 in order to change the electricalcharacteristics of these regions as described below.

As indicated in FIG. 8(A), NFET 50 includes functional structuresfabricated in and over a volume of epitaxial layer 52 that is generallysurrounded by field isolation 53, and located over an N-Type isolationimplant (Deep N-Well) 54. For descriptive purposes, the volume ofepitaxial layer 52 occupied by regions of NFET 50 include a first(lower) epi region 52-1, a second epi region 52-2 located over a firstportion of first epi region 52-1, and a third portion 52-3 located overa second portion of first epi region 52-1. Field isolation 53 istypically formed using known shallow trench isolation techniques, butmay include other isolation structure types. The various sections offield isolation 53 surrounding NFET 50 are also identified fordescriptive purposes as end sections 53-1 and 53-2 (i.e., aligned in theX-axis direction), and side sections 53-3 and 53-4 (i.e., aligned in theX-axis direction). An intermediate field isolation section 53-5 isaligned parallel to end sections 53-1 and 53-2, and separates second epiregion 52-2 from third epi region 52-3. Referring to FIG. 8(B), fieldisolation 53 extends into epitaxial layer 52 from an upper surface 52U,but does not extend entirely through epitaxial layer 52. Deep N-Well 54is formed at the horizontal interface of epitaxial layer 52 andsubstrate 51 such that a first portion of the N-type dopant used togenerate Deep N-well 54 occupies first epi region 52-1, and a secondportion of the N-type dopant is diffused into an upper section ofsubstrate 51.

NFET 50 generally includes functional structures formed in a P-Type NFETbody implant (P-Well) 55, and also a N-Type body implant (N-Tap) element56, and a P-type body implant (N-Tap) element 59. P-well 55 is formed byimplanting a P-type dopant into second epi region 52-2 using ahigh-energy diffusion process such that P-Well 55 extends from an upperboundary 54U of Deep N-Well 54 to upper surface 52U of epitaxial layer52, and from intermediate field isolation section 53-5 to end fieldisolation section 53-2. A polycrystalline silicon (polysilicon or poly)gate structure G is formed over P-well 55 using known techniques, andthen a source region S and a drain region D are formed in correspondingportions of P-well 55 using shallow N-type implants that are separatedby a channel region CH, and a base contact B is formed in anothercorresponding portion of P-well 55 using a shallow P-type implant. Otherfunctional portions and features of NFET 50, some of which beingillustrated in FIG. 8(B), are omitted from mention for brevity. N-Tapelement 56 includes an N-type contact region C and an N-type dopant 57disposed in third epi region 52-3. N-type dopant 57 implanted into thirdepi region 52-3 using a high-energy diffusion process such that N-typedopant 57 extends from an upper boundary 54U of Deep N-Well 54 to uppersurface 52U of epitaxial layer 52. Contact region C is formedsimultaneously with the source and drain regions using shallow N-typeimplants, and is at upper surface 52U between end field isolationsection 53-1 and intermediate field isolation section 53-5. P-Tapelement 59 is formed simultaneously with P-Well 55, and is locatedoutside the periphery of field isolation 53 (e.g., to the left of endfield isolation section 53-1 in FIG. 8(B)).

Base contact B, N-Tap element 56 and P-Tap element 59 receive biasvoltages that enhance the performance of NFET 50 by way of isolating thefunctional structures during operation. N-Tap 56 serves to facilitatemaintaining Deep N-Well 56 at a desired voltage level (potential) duringoperation by way of conducting an N-well bias voltage V_(bias-DNW) fromhighly N-doped (N+) N-Tap surface contact implant C to Deep N-Well 54.Intermediate field isolation section 53-5 is disposed above the verticalinterface between N-Tap epi region 52-3 and P-Well 55 and serves toisolate N-Tap contact implant C from highly P-doped (P+) body contactimplant B, which is also formed at upper epitaxial layer surface 52U andserves as a contact point for an applied body bias voltage V_(bias-PW)that maintains P-Well 55 at a desired voltage level during operation.Referring to the left side of FIG. 8(B), external P-doped implant(P-Tap) element 59 forms another “tap” region that connects substrate 51to upper epitaxial layer surface 52U. Note that P-Tap element 59 isseparated from N-Tap 56 by a retained (i.e., lightly N-doped) portion52R of intrinsic N-epi material, which is located under end fieldisolation section 53-1 and therefore protected from doping duringformation of N-Tap element 56 and P-Tap element 59. With the biasvoltages applied as mentioned above, NFET 50 is switched into a closed(on) operating state (i.e., such that current flows from source implantS and drain implant D through channel region CH) by way of applying asufficiently high gate voltage to gate structure G, and NFET 50 isswitched into an open (off) operating state, in which no current flowsin channel region CH, by way of applying a sufficiently low gate voltageto gate structure G.

As mentioned above, the configuration of conventional NFET 50 producesvarious parasitic capacitances that lead to poor isolation of NFET 50 inits off state. For descriptive purposes, these various parasiticcapacitances are represented in FIG. 8(B) by capacitors C1 to C5, whereparasitic capacitance C1 is a first vertical P-N junction capacitanceformed by the interface between P-Well 55 and Deep N-Well 54, parasiticcapacitance C2 is second a vertical P-N junction capacitance formed bythe interface between Deep N-Well 54 and P-type substrate 51, parasiticcapacitance C3 is a lateral (horizontal) P-N junction capacitance formedby the interface between P-Well 55 and N-Tap element 56, parasiticcapacitance C4 is a peripheral overlap P-N junction capacitancegenerated between an overlap region 52O of third epi region 52-3 (i.e.,part of N-Tap element 56) and P-type substrate 51 and created by an thattypically occurs in conventional layouts, and parasitic capacitance C5is a lateral (peripheral) P-N junction capacitance between N-Tap 56 andP-Tap 59. When utilized as a bulk CMOS RF switch, each of parasiticcapacitances C1 to C5 contributes to generate a total parasiticcapacitance to ground. This parasitic capacitance leads to poorisolation when NFET 50 is in an off state, causing undesirable leakageof an RF signal from the functional structures to ground. This reducesswitch performance and increases battery consumption in mobile devices.

In a BiCMOS process the “native” silicon regions that are not implantedin any way (identified by regions 52R in FIG. 8(B)) are usually lightlydoped n-type epitaxially grown silicon. In contrast, in a standard CMOSprocess the native silicon regions are typically part of the originalsilicon substrate, usually lightly-doped p-type.

What are needed are improved bulk CMOS RF switches that exhibit improvedR_(on)-C_(off) characteristics over those exhibited by conventional bulkCMOS RF switch configurations. More specifically, what is needed is acost-effective and reliable method for fabricating (manufacturing) bulkCMOS RF switches that achieve decreased C_(off) by way of reducing eachswitch's total parasitic capacitance without significantly increasingthe switch's R_(on), without significantly changing the switch'sfootprint (i.e., chip-area size), and without requiring expensivemodifications to existing CMOS and BiCMOS fabrication flows.

SUMMARY

The present invention provides improved bulk CMOS RF switches andassociated fabrication methodologies that achieve improved R_(on)C_(off)characteristics by way of reducing the lateral parasitic capacitancesgenerated between adjacent N-type and P-type epitaxial regions.According to an aspect of the present invention, the lateral P-Njunction parasitic capacitance reduction is achieved by way of eitherreducing the doping concentration in the N-type epitaxial regionutilized by the N-Tap element, or reconfiguring the N-Tap element suchthat the P-N interface boundary area is significantly reduced. Byreducing lateral P-N junction parasitic capacitance using thesetechniques, the present invention facilitates the production of bulkCMOS RF switches exhibiting reduction in total parasitic capacitance(i.e., in comparison to convention bulk CMOS RF switches),thereby-achieving improved R_(on)-C_(off) characteristics.

According to an exemplary embodiment of the present invention, a methodfor fabricating a bulk CMOS RF switch includes forming or otherwiseprocuring a base structure including an intrinsic lightly N-dopedepitaxial (N-epi) layer having a Deep N-Well, and masking or otherwisepreventing N-type dopants from entering the N-Tap element's epitaxialregion during subsequent high-energy N-type doping processing utilizedby a CMOS or BiCMOS fabrication flow such that the finalized N-Tapelement includes a body region comprising retained (i.e., notsignificantly changed) intrinsic N-epi material that is located betweena shallow surface contact implant (diffusion) and the Deep N-Well. Asnoted above, the epitaxial region of N-Tap elements in conventional bulkCMOS RF switches typically include high-energy N-type doping in order toconduct a bias voltage from the surface contact implant through theepitaxial region to the underlying Deep N-Well. The present inventorsdetermined that reducing the N-type doping concentration in the N-Tapelement's body region significantly reduces total parasitic capacitance(i.e., by way of minimizing the lateral parasitic capacitances betweenthe N-doped and P-doped epitaxial regions) without significantlyaffecting the transmission of bias voltage from the surface contactimplant to the underlying Deep N-Well. Moreover, the present inventorsdetermined that altering the fabrication process such that body regioncomprises intrinsic N-epi material having a resistivity in the range of0.5 to 2 ohm-cm provides sufficient electrical conduction between theN-Tap element's highly N-doped surface contact implant and the DeepN-Well (DNW), particularly in BiCMOS processes. A benefit of forming theN-Tap element's body region using intrinsic N-epi material is that thedesired reduction in N-type doping concentration is achieved withoutrequiring changes to an established BiCMOS fabrication flow (i.e., otherthan changing the corresponding mask region to prevent high-energyN-type doping in the N-Tap's epitaxial region), and can be implementedwithout changing the size or position of any of the various diffusionsand structures that are otherwise utilized in conventional bulk CMOS RFswitches. Accordingly, the above-described embodiment provides alow-cost method for fabricating bulk CMOS RF switches that achievedecreased R_(on)-C_(off) characteristics.

According to another embodiment of the present invention, a bulk CMOS RFswitch includes an open-ring deep trench (DT) isolation structure thatsubstantially surrounds each switch's active region, and reduced-sizeN-Tap element disposed in a gap (open corner) region of the open-ringisolation structure. Similar to the first embodiment, each bulk CMOS RFswitch includes a transistor element including functional switchelements disposed on a P-Well formed over a first portion of a DeepN-Well. Each switch's open-ring DT isolation structure includescontiguous DT sections that substantially surround the P-Well, whereeach DT section extends entirely through the epitaxial layer. In oneembodiment, the open-ring DT isolation structure forms a rectangular,three-cornered rectangular arrangement in which the gap region isdisposed in an open corner of the arrangement. The open-ring DTisolation structure functions to reduce the peripheral (lateral)parasitic capacitance between the Deep N-Well and the P-doped epimaterial surrounding each switch. The reduced size N-Tap element, incombination with the open ring DT isolation structure, essentiallyeliminates the lateral (peripheral) P-N junction parasitic capacitanceand the peripheral overlap P-N junction parasitic capacitance, wherebyonly the vertical parasitic capacitances and the lateral (peripheral)P-N junction parasitic capacitance) remain. A further advantage of thistechnique is that it allows closer packing of adjacent switches becausethe DT ring structure reduces the need for a wide separating regionbetween adjacent switches, which was required in conventionalarrangements to reduce the lateral P-N junction capacitances. Moreover,the modified approach does not require substantial changes to theestablished CMOS or BiCMOS fabrication flow (i.e., when the deep trenchformation process is part of the established fabrication flow).Accordingly, the above-described embodiment provides a bulk CMOS RFswitch that achieves increased C_(off) without significantly changingthe switch's size (chip area) and without requiring significantmodifications to existing CMOS or BiCMOS fabrication flows.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features, aspects and advantages of the presentinvention will become better understood with regard to the followingdescription, appended claims, and accompanying drawings, where:

FIG. 1 is a perspective view showing a simplified bulk CMOS RF switchaccording to an embodiment of the present invention;

FIG. 2 is a flow diagram showing a method for producing a bulk CMOS RFswitch according to another embodiment of the present invention;

FIGS. 3(A) and 3(B) are simplified top and cross-sectional side viewsshowing a bulk CMOS RF switch according to another embodiment of thepresent invention;

FIGS. 4(A), 4(B), 4(C), 4(D), 4(E), 4(F) and 4(G) are simplified crosssectional views showing the bulk CMOS RF switch of FIGS. 3(A) and 3(B)during various stages of fabrication in accordance with the methodologyof FIG. 2;

FIGS. 5(A) and 5(B) are simplified top and cross-sectional side viewsshowing a bulk CMOS RF switch according to another embodiment of thepresent invention;

FIG. 6 is a flow diagram showing a method for producing the bulk CMOS RFswitch of FIGS. 5(A) and 5(B) according to another embodiment of thepresent invention;

FIGS. 7(A) and 7(B) are simplified cross sectional views showing thebulk CMOS RF switch of FIGS. 5(A) and 5(B) during fabrication inaccordance with the methodology of FIG. 6; and

FIGS. 8(A) and 8(B) are top and cross-sectional views showing aconventional bulk CMOS RF switch.

DETAILED DESCRIPTION

The present invention relates to improved bulk CMOS RF switches andassociated fabrication methods. The following description is presentedto enable one of ordinary skill in the art to make and use the inventionas provided in the context of a particular application and itsrequirements. As used herein, directional terms such as “above”,“below”, “upper”, “lower”, “vertical”, and “horizontal” are intended toprovide relative positions for purposes of description, and are notintended to designate an absolute frame of reference. Variousmodifications to the preferred embodiment will be apparent to those withskill in the art, and the general principles defined herein may beapplied to other embodiments. Therefore, the present invention is notintended to be limited to the particular embodiments shown anddescribed, but is to be accorded the widest scope consistent with theprinciples and novel features herein disclosed.

FIG. 1 shows a partial integrated circuit (IC) 80 fabricated on a basestructure 101 using a CMOS or BiCMOS process flow. Base structure 101includes an epitaxial silicon layer 105 formed on an upper surface 102Uof a semiconductor substrate 102 using known techniques. In an exemplaryembodiment, semiconductor substrate 102 is a P-doped monocrystallinesilicon structure having a nominal thickness T1 of approximately 750microns (μm) and having an intrinsic P-type doping concentration thatproduces a resistivity in the range of 1 to 1000 ohms per centimeter(ohm-cm). Epitaxial layer 105 has nominal thickness T2 in the range of0.25 μm to 2 μm, and is initially formed with an intrinsic (i.e.,as-deposited/formed) doping concentration that produces a resistivity inthe range of 0.5 to 2 ohms-cm.

IC 80 includes at least one bulk CMOS RF switch 100 and other circuitry(e.g., a control circuit 160) that are simultaneously fabricated on basestructure 101 using the CMOS or BiCMOS process flow mentioned above. Theadditional circuitry of IC 80 may include additional bulk CMOS switchesthat are fabricated simultaneously with bulk CMOS RF switch 100 in themanner described below. Control circuit 160 is formed using CMOStransistors (e.g., NMOS and PMOS transistors) that are operablyconfigured control the operation of bulk CMOS RF switch 100 in themanner described below. Control circuit 160 and additional circuitstructures (e.g., power control and test circuits, not shown) of IC 80are fabricated on base structure 101 using the same processes utilizedto fabricate bulk CMOS RF switch 100 as those described below.

Bulk CMOS RF switch 100 is formed in and over a corresponding activeswitch region 105A of epitaxial layer 105. Active switch region 105Aincludes three contiguous volumetric portions (regions) referred toherein as first epitaxial (epi) region 105-1, second epi region 105-2and third epi region 105-3, where boundaries between these three volumeportions delineated by significant changes is doping type/concentration.First epi portion 105-1 is a thin, flat region of epitaxial layer 105that is located immediately above upper surface 102U of substrate 102,extends the entire width (i.e., measured in the Y-axis direction) ofactive switch region 105A, and extends almost the entire length (i.e.,measured in the X-axis direction) of active switch region 105A. Secondepi region 105-2 is disposed between the upper epitaxial surface 105Uand a first upper boundary region 105-1U1 of first epitaxial layerportion 105-1 such that second epi region 105-2 extends the entire widthof active switch region 105A, and is entirely located over a (firstepitaxial layer) portion 105-11 of first epitaxial region 105-1. Thirdepi region 105-3 is disposed between the upper epitaxial surface 105Uand a second upper boundary region 105-1U2 of the first epitaxial layerportion 105-1 that is defined by a (second epitaxial layer) portion105-12 of first epitaxial region 105-1, and third epi region 105-3extends past an end of first epi region 105-1 and over a section 102U-1of upper substrate surface 102U. Referring briefly to FIG. 3(B), whichshows a bulk CMOS RF switch 100A that is similar to switch 100 of FIG.1, a boundary 105-2P is formed between second epi region 105-2 and thirdepi region 105-3 where the dominant doping type changes from P-type toN-type.

Referring again to FIG. 1, bulk CMOS RF switch 100 is similar to theconfiguration utilized by conventional NFET switch 50 (see, e.g., FIGS.8(A) and 8(B)) in that switch 100 generally includes a Deep N-Well 110,a functional switch (transistor) element 120 and an N-Tap element 130that are formed in and over an active switch region 105A.

Referring to the lower portion of FIG. 1, Deep N-Well 110 is formed andconfigured in a manner similar to that utilized in conventional NFETswitch 50 (see, e.g., FIGS. 8(A) and 8(B)). Specifically, Deep N-Well110 includes a (first) N-type dopant 112 that is partially disposed in(i.e., diffused into) first epi region 105-1, and partially disposed ina thin, flat (first) region 102-1 of substrate 102 that is disposeddirectly below first epi region 105-1. That is, Deep N-Well 110 extendsacross the interface between lower surface 105L of epitaxial layer 105and upper surface 102U of substrate 102, whereby an upper portion ofDeep N-Well 110 is formed in first epi portion 105-1, and a lowerportion of Deep N-Well 110 is formed in located immediately below uppersurface 102U of substrate 102. Deep N-Well 110 has an overall nominalthickness T3 (i.e., Z-axis distance between a horizontal upper boundary110U and a horizontal lower boundary 110L) in the range of about 2 μm to4 μm, with N-type dopant 112 having a nominal concentration in the rangeof 1×10¹⁶ to 1×10¹⁸ atoms per cubic centimeter (cm⁻³). Note that DeepN-well 110 is formed such that a majority of epitaxial layer 105 isdisposed between upper boundary 110U of N-well 110 and upper surface105U of epitaxial layer 105 (i.e., a vertical Y-axis thickness of P-Wellepi portion 105-2 is greater than a vertical thickness of N-Well epiportion 105-1).

Transistor (switch) element 120 includes N-type source and drain contactdiffusions 123S and 123D and a P-type body contact diffusion 127 formedin a P-Well 121, and a polysilicon gate structure 125 formed overepitaxial layer 105. P-Well 121 includes a (first) P-type dopant 122disposed in second epi region 105-2 such that P-Well 121 is entirelylocated over first epitaxial layer portion 105-11, where P-type dopant122 has a typical doping concentration inside second epitaxial region105-2. N-type source contact diffusion 123S and N-type drain contactdiffusion 123D are shallow diffusions formed by a (second) N-type dopant124 having a typical doping concentration that is diffused intocorresponding regions of P-Well 121 adjacent to upper epitaxial surface105U in a spaced-apart configuration such that a channel region 123C,which is formed by a portion of P-Well 121, is located between sourcecontact diffusion 123S and drain contact region 123D. Polysilicon gatestructure 125 disposed on a gate oxide layer 126, which is formed on theupper epitaxial surface 105U, such that polysilicon gates structure 125is located over channel region 123C. P-type body contact diffusion 127is formed by a (second) P-type dopant 128 diffused into P-Well 121adjacent to upper epitaxial surface 105U and between N-type sourcecontact diffusion 123S and third epi region 105-3. P-Well epi portion105-2 is entirely disposed over (first) portion 105-11 of epitaxiallayer 105 and extends from upper boundary region 105-1U1 to uppersurface 105U of epitaxial layer 105. That is, P-Well epi portion 105-2is entirely disposed over Deep N-Well 110.

N-Tap element 130 is similar to conventional N-Tap element 56 (see,e.g., FIG. 8(B)) in that N-Tap element 130 includes a shallow (third)N-type contact diffusion 134 formed in third epi region 105-3 adjacentto the upper epitaxial surface 105U. N-Tap element 130 differs fromconventional N-Tap element 56 in that body region 133, which isimplemented in (i.e., occupies a portion of) third epi region 105-3,comprises intrinsic (or lightly N-doped) epitaxial silicon material. Ina presently preferred embodiment, as described below with reference toFIG. 2, body region 133 of N-Tap element 130 is formed by way ofomitting or preventing the diffusion of N-type dopants into third epiregion 105-3 during fabrication, whereby body region 133 maintains theintrinsic N-type dopant concentration, whereby body region 133 ischaracterized by having a resistivity in the range of 0.5 to 2 ohms-cm,which is substantially higher than conventional N-Tap region 52-3 ofconventional NFET 50 (see FIG. 8(B)). An advantage to implementing body133 using intrinsic epitaxial silicon material is that this approachavoids changes to the established CMOS or BiCMOS process flow, therebyminimizing costs and maximizing product yields. In other embodiments, aspecial N-type doping process may be added to provide the light N-typedoping concentration set forth herein (i.e., when insufficient N-typedoping concentration is provided by the intrinsic epitaxial siliconmaterial).

Referring to the left side of FIG. 1, control circuit 160 is configuredto transmit a (first) N-Well bias voltage V_(bias-DNW) to (third) N-typecontact diffusion 134 and a (second) P-body bias voltage V_(bias-PW) toP-type body contact diffusion 127 during the operation of bulk CMOS RFswitch 100. Control circuit 160 is also configured to control theoperation of switch 100 by way of switch signals V_(G), V_(S) and V_(D),which are applied to or measured from polysilicon gate structure 125,source contact diffusion 123S and drain contact diffusion 123D usingknown techniques. According to another aspect of the invention, bodyregion 133 of N-Tap element 130 is configured (e.g., by way of acombination of the intrinsic N-doping concentration and an offsetdistance D from contact diffusion 134 to first upper boundary region105-1U1 of first epitaxial layer portion 105-1) such that a sufficientportion of N-Well bias voltage V_(bias-DNW) is passed from contactdiffusion 134 to Deep N-Well 110 to maintain Deep N-Well 110 at apredetermined (first) bias voltage level during operation of transistorelement 120. That is, N-Well bias voltage V_(bias-DNW) is adjusted asneeded to compensate for any increased impedance caused by fabricatingbody region 133 using intrinsic (i.e., lightly N-doped) epitaxialmaterial. This difference should be negligible given the typicalvoltages applied to the DNW (several volts) and the doping levelsdiscussed above. In a similar manner, second P-body bias voltageV_(bias-PW) maintains P-Well 121 at a predetermined (second) biasvoltage level during operation of transistor element 120. FIG. 2 is aflow diagram showing a method for fabricating bulk CMOS RF switch 100.Specific structures referenced by number below are shown in FIG. 1.Referring to block 210 in FIG. 2, the method begins with forming basestructure 101 by forming epitaxial silicon layer 105 over substrate 102with Deep N-well 110 formed in first epi region 105-1 (i.e., above theinterface formed by lower epitaxial surface 105L and upper substratesurface 102U), with epitaxial layer 105 having the intrinsic (nominal)N-type doping concentration mentioned above. Referring to block 220 inFIG. 2, P-well 121 is then formed by implanting first P-type dopant 122into second epi region 105-2. Referring to block 230, according to anaspect of the present invention, diffusion of high-energy (body) N-typeimplant is omitted or prevented (e.g., by way of disposing a mask overthe entire active switch region 105A during the corresponding N-typeimplant) such that third epitaxial region 105-3 maintains the (first)intrinsic nominal N-type doping concentration mentioned above.Polysilicon gate structure 125 is then formed over P-well 121 (block240), and then (second) N-type and P-type implants are performed (block250) during which shallow P-body contact diffusion 127 and spaced-apartsource and drain contact diffusions 123S and 123D are formed in P-Well121, and (third) contact diffusion 134 is formed in third epi region105-3. As with the shallow source/drain diffusions, (third) N-typecontact diffusion 134 is formed such that a distance D separates contactdiffusion 134 from second upper boundary region 105-1U2 of second epilayer portion 105-12, where the distance D is occupied by body region133 of N-Tap element 130 (i.e., by intrinsic epitaxial material).Finally, as indicated in block 260, backend metallization structures areformed using known techniques including metal via structures connectedto contact diffusions 123S, 123D and 134, while body region 133 ismaintained as intrinsic lightly N-doped epitaxial material. In oneembodiment, forming the backend metallization structures includesforming interconnect structures between N-type contact diffusion 134 andcontrol circuit 160 such that bias voltage V_(bias-DNw) generated bycontrol circuit 160 is supplied to Deep N-Well 110 by way of beingapplied to N-type contact diffusion 134 during operation of transistorelement 120. Selected portions of the flow diagram of FIG. 2 aredescribed in additional detail below with reference to FIGS. 4(A) to4(G).

FIGS. 3(A) and 3(B) are top plan and cross-sectional side views showinga bulk CMOS RF switch 100A according to another embodiment of thepresent invention. Bulk CMOS RF switch 100A is similar to switch 100(FIG. 1), but includes field isolation 140 and a P-Tap element 150 thatwere omitted from FIG. 1 for descriptive purposes. That is, bulk CMOS RFswitch 100A includes Deep N-Well 110, transistor element 120 and N-Tapelement 130, which are configured substantially as described above withreference to FIG. 1. Accordingly, these elements are identified by thesame reference numbers as those utilized with reference to FIG. 1, and afull description of these elements is omitted below for brevity.

Referring to FIG. 3(A), field isolation 140 includes peripheral fieldisolation sections 140-1 to 140-4 and an intermediate isolation section140-5. The peripheral sections of field isolation 140 include endsections 140-1 and 140-2 that extend in the X-axis direction, and sidesections 140-3 and 140-4 that extend in the Y-axis direction. Asindicated in FIG. 3(A), active switch region 105A of switch 100, whichincludes epitaxial regions 105-1 to 105-3 (shown in FIG. 3(B), isgenerally bounded (surrounded by) peripheral field isolation sections140-1 to 140-4. Intermediate isolation section 140-5, which extendsparallel to end sections 140-1 and 140-2, is disposed between (second)epi region 105-2 (i.e., P-Well 121) and (third) epi region 105-3 (i.e.,N-Tap element 130).

Referring to FIG. 3(B), P-Tap element 150 is formed in a (fourth) epiregion 105-4 of epitaxial layer 105 that is disposed outside theperiphery of field isolation 140 (i.e., to the left of end section 140-1as indicated in FIG. 3(B)) such that said P-Tap element 150 is notformed over Deep N-Well 110, whereby P-Tap element 150 provides aP-doped region that extends entirely through epi layer 105 from uppersurface 105U to upper surface 102U.

FIGS. 4(A) to 4(G) depict a simplified fabrication process used toproduce bulk CMOS RF switch 100A (FIGS. 3(A) and 3(B)) using amethodology similar to that introduced above with reference to FIG. 2.

FIGS. 4(A) and 4(B) depict the formation of base structure 101 such thatDeep N-well 110 is formed at an interface between P-doped substrate(P-SUB) 102 and N-doped epitaxial (N-EPI) layer 105. Referring to FIG.4(A), prior to formation of N-epi layer 105, N-type dopant 112 isimplanted through upper surface 102U of substrate 102 using a suitablemask (not shown) such that dopant 112. As indicated in FIG. 4(B), atsome point subsequent to the formation of N-epi layer 105, sufficientheat is applied to base structure 101 to cause migration (diffusion) ofN-type dopant 112 both upward into N-epi layer 105 and downward intosubstrate 102, whereby Deep N-Well 110A is formed with the requisiteupper portion formed in first epi region 105-1 and lower portion formedin substrate region 102-1. In other embodiments, base structure 101configured as shown in FIG. 4(B) may be generated using alternativetechniques.

Next, active area lithography is performed to provide field isolationfor the RF switches. Referring to FIG. 3(A)) field isolation 140includes end sections 140-1 and 140-2 and side sections 140-3 and 140-4that form a peripheral field isolation around active switch region 150A,and intermediate section 140-5 that extends between epitaxial regions105-2 and 105-3. Referring to the upper portion of FIG. 4(B), in apreferred embodiment, the peripheral field isolation (i.e., as indicatedby end sections 140-1 and 140-2) and intermediate field isolationsection 140-5 are generated using shallow trench isolation (STI)techniques, where trenches are first etched into upper surface 105U ofN-epi layer 105, and then the trenches are filled with a suitableisolation material (e.g., silicon dioxide) using known techniques. Inother embodiments, field isolation structures may be formed using localoxidation of silicon (LOCOS) or poly buffered local oxidation of silicon(PBLOCOS) techniques. As mentioned above, the end and side sections ofperipheral field isolation 140 are substantially positioned over (i.e.,aligned in the Z-axis direction with) a peripheral edge of Deep N-well110A, and surround portion of the N-epi layer 105 into which thefunctional switch structures and N-Tap element will be subsequentlyformed.

FIG. 4(C) depicts subsequent implant and thermal diffusion of P-typedopant 122 in selected portions of epitaxial layer 105. A mask 225 isformed over selected regions of upper epi surface 105U (e.g., such thatmask material cover epi regions 105-3 and 105-5, and openings in themask material expose epi regions 105-2 and 105-4). P-type dopant 122 isthen implanted using a high energy process such that exposed portions ofepitaxial layer 105 are subjected to P-type doping. Specifically, P-typedopant 122 is implanted through the opening in mask 225 into epi region105-2 and then a thermal diffusion process is performed, whereby P-typedopant 122 diffuses throughout epi region 105-2 such that P-Well 121extends from upper epi surface 105U to upper boundary 110U of DeepN-Well 110 (i.e., such that a lower boundary of P-Well 121 abuts a firstupper boundary region 105-1U1 of first epitaxial layer portion 105-1,which forms a portion of Deep N-Well 110A). The portion of P-type dopant122 implanted into epi region 105-4 similarly diffuses to form a “body”portion of the P-Tap element mentioned above, thereby providing aconductive contact from upper epi surface 105U to upper surface 102U ofsubstrate 102. According to an aspect of the invention, the implant ofP-type dopant 122 is controlled such that the masked epitaxial regions(e.g., epi regions 105-3 and 105-5) remain substantially unchanged fromtheir intrinsic state (i.e., these regions maintain the intrinsic N-typedoping concentration provided at the formation of epitaxial layer 105).Because Deep N-Well 110 extends under epi region 105-3, a second upperboundary region 105-1U2 of first epitaxial layer portion 105-1 iscontacted by the intrinsic N-epi material disposed in epi region 105-3after the P-Well doping process.

FIG. 4(D) depicts IC 80A during a subsequent high energy implant andthermal diffusion of an N-type dopant 129, which is performed as anessential process in all known CMOS and BiCMOS process flows. Inparticular, FIG. 4(D) depicts the omission/prevention of N-type dopantmaterial from entering epitaxial region 105-3, which, as describedbelow, forms part of an N-Tap element in the completed switch structure.As known in the art, the high energy implant of N-type dopants istypically utilized to generate N-Well and other N-doped regions inepitaxial layer 105 (i.e., such that these regions have a substantiallyhigher N-doping concentration than that of the intrinsic N-epimaterial). In conventional bulk CMOS RF switches, the mask utilizedduring this high-energy N-type doping process is patterned to exposeepitaxial region 105-3 such that region 105-3 attains the same N-typedoping concentration as that attained by N-Well regions in other circuitelements (not shown) of IC 80A. According to an embodiment of thepresent invention, mask 235 is formed over the entire active switchregion (i.e., such that both epitaxial regions 105-2 and 105-3 areequally protected from implanted N-type dopant 129 by mask 235), wherebymask 235 omits/prevents N-type dopant material 129 from enteringepitaxial region 105-3. Accordingly, epitaxial region 105-3 ismaintained as intrinsic N-epi material during the high energy implantprocess depicted in FIG. 4(D) (i.e., region 105-3 has essentially thesame N-doping concentration after the high energy implant as before thehigh energy implant, and substantially the same as N-epi layer 105immediately after its formation).

FIG. 4(E) depicts the subsequent formation of gate structure 125 overP-Well 121. Gate oxide layer 242 is then formed over upper surface 105Uof epi layer 105, then a layer of polysilicon is deposited, then a mask245 is patterned over the polysilicon, and then a suitable etchant 247is used to remove exposed portions of the polysilicon layer, leavingbehind gate structure 125. Other polysilicon patterning processes knownin the art may be utilized in place of the process depicted in FIG.4(E).

FIG. 4(F) depicts the subsequent formation of contact implants inepitaxial layer 105 using conventional CMOS front-end and back-endprocesses. First, shallow source/drain extension implants are formed inP-Well 121 by way of an N-type implant process to create lightly dopedsource extension regions on opposite sides of gate structure 125.Dielectric sidewall spacers are then formed on opposing sides of gatestructure 125. A P-implant mask (not shown) is then deposited andpatterned to expose a portion of P-Well 121 adjacent to intermediateperipheral field isolation section 140-5, and then a P+ surface implantprocess (not shown) is performed to create P-type contact implant 127.The P-implant mask is then removed, an N-implant mask 255 is depositedand patterned as indicated in FIG. 4(F), and then N-type dopant 124 isimplanted by way of an N+ surface implant to create N-type sourcediffusion 123S and N-type drain diffusion 123D in P-Well 121 (i.e., onopposite sides of gate structure 125), and to create a shallow (third)N+ contact diffusion 124 in epi region 105-3 adjacent to upper episurface 105U. N-implant mask 255 is subsequently removed.

Substantially completed bulk CMOS RF switch 100A is shown FIG. 4(G).After removing exposed portions of the gate oxide, metal salicideregions are formed over contact diffusions 123S, 123D, 127 and 134 andover gate structure 125 using a conventional salicide process. Astandard CMOS backend processing is then used to form the remainingbackend structures (e.g., pre-metal dielectric layer 263 and metal viastructures 265). Subsequent metallization providing contact between thevarious diffusions and control circuitry (e.g., control circuit 160shown in FIG. 1) are omitted for the sake of brevity.

FIGS. 5(A) and 5(B) are simplified top and cross-sectional side viewsshowing an IC 80B including a bulk CMOS RF switch 300 that utilizes areduced-size N-Tap element 330 and an open-ring deep trench isolationstructure 370 to reduce lateral parasitic capacitances according toanother exemplary embodiment of the present invention.

IC 80B is fabricated on a base structure 301 including an epitaxiallayer 305 formed on an upper surface 302U of a semiconductor substrate302 such that an upper epitaxial surface 305U of epitaxial layer 305faces away from substrate 302. Bulk CMOS RF switch 300 is formed on anactive switch region 305A (i.e., in and over corresponding regions ofepitaxial layer 305) that is located inside open-ring isolationstructure 370). Similar to the earlier embodiment, switch 300 includes aDeep N-Well 310 disposed at an interface between epitaxial layer 305 andsubstrate 102, a transistor element 320 including functional switchelements (e.g., N+ source diffusion 323S, N+ drain diffusion 323D,polysilicon gate structure 325 and P+ body diffusion 327) disposed on aP-Well 321 in a manner similar to that described above, and an N-Tapelement 330 that functions to transmit a bias voltage to Deep N-Well310. Deep N-Well 310 is formed by an N-type dopant diffused into a firstepitaxial layer portion 305-1 and a first region 302-1 of substrate 102.P-Well 321 is formed by a P-type dopant disposed in a second epitaxialregion 305-2 that is entirely located over a first portion 305-11 offirst epitaxial region 305-1 (i.e., P-Well is entirely separated fromupper surface 302U of substrate 302 by the portion of Deep N-Well 310that is formed in first epitaxial layer portion 305-1).

Referring to FIG. 5(A), open-ring isolation structure 370 includescontiguous deep trench isolation sections 370-1 to 370-4 that areconfigured to extend around active switch region 305A and, as indicatedin FIG. 5(B), to extend entirely through epitaxial layer 305 (i.e., fromupper epitaxial surface 305U into semiconductor substrate 302). In thedisclosed embodiment, the contiguous deep trench isolation sectionsincludes opposing parallel (first and second) end sections 370-1 and370-2 and opposing parallel (first and second) side sections 370-3 and370-4 that are collectively configured in a three-cornered rectangulararrangement, where the intersection of first end section 370-1 and firstside section 370-3 forms a first closed corner, the intersection offirst end section 370-1 and second side section 370-4 forms a secondclosed corner, and the intersection of second end section 370-2 andsecond side section 370-4 forms a third closed corner. Open-ringisolation structure 370 also includes opposing end portions 371 and 372that define a gap region 370-5 therebetween, where gap region 370-5effectively forms an open corner of the three-cornered rectangulararrangement.

Referring to the upper right portion of FIG. 5(A) and to thecorresponding portion of FIG. 5(B), N-Tap element 330 is disposed in gapregion 370-5 and includes a body portion 333 formed by an N-type dopantdisposed in a (third) epitaxial region 305-3 located over a secondportion 305-12 first epitaxial region 105-1, and an N+ contact diffusion334 formed at the upper end of body portion 333. Body portion 333includes an N-type dopant that is intrinsic to or diffused intoepitaxial region 305-3 such that N-Tap element 330 is configured to forma conductive path between N+ contact diffusion 334 (i.e., upperepitaxial surface 305U) and a corner of Deep N-Well 310, whereby apotential of Deep N-Well 310 is controlled by a bias voltage suppliedfrom a control circuit (not shown) during operation of switch 300. In apresently preferred embodiment, N-Tap element 330 is configured with areduced size in order to fit within gap region 370-5, and body portion333 is formed using a high-energy N-type implant process utilized toform N-type body regions in other circuit elements (not shown) of IC80B. In contrast, P-Well 321 occupies a majority of the active switchregion 305A surrounded by open-ring isolation structure 370 (i.e., asindicated in FIG. 5(A), P-Well 321 extends the entire length betweenfirst side section 370-1 and second side section 370-2, and extends fromend section 370-1 to at least a portion of said second epitaxial region305-2, and is only omitted adjacent to gap region 370-5).

As indicated in FIG. 5(B), the deep-trench isolation of open-ringisolation structure 370 and the reduced size of N-Tap element 330combine to significantly reduce lateral P-N junction parasiticcapacitances, thereby reducing the total parasitic capacitance (i.e., incomparison to convention bulk CMOS RF switches) of bulk CMOS RF switch300. Electrical connection to Deep N-Well 310 is maintained by way ofgap (open) region 370-5, which allows N-tap element 330 to connect downto Deep N-Well 310. In this case vertical parasitic capacitances C1 andC2 remain unchanged from the conventional case, but lateral parasiticcapacitances C3 and C4 are essentially eliminated, and only lateralparasitic capacitance C5 between Deep N-Well 310 and P-Tap 350 andP-type substrate 302 remains significant. A further advantage of thistechnique is that it allows closer packing of adjacent switches sincethe region between them no longer needs to be extended to reduce thelateral P-N junction capacitances.

FIG. 6 is a flow diagram showing a method for fabricating bulk CMOS RFswitch 300. Similar to the process described earlier, the methodincludes forming (block 410) base structure 301 with Deep N-well 310formed in first epi region 305-1, then (block 420) forming P-well 321 insecond epi region 305-2. Referring to block 430, according to thepreferred embodiment, diffusion of high-energy (body) N-type implant isperformed in third epitaxial region 305-3, with third epitaxial region305-3 being positioned in the manner described above (i.e., over acorner region of Deep N-Well 310 when viewed from the top, e.g., asshown in FIG. 5(A)). Next (block 430A), open-ring DT isolation structure370 is formed using known techniques that are depicted in FIGS. 7(A) and7(B). Referring to FIG. 7(A), a mask 435 is formed over upper episurface 305U, and then trenches 436 are etched through epitaxial layer305 and into substrate 302 using a suitable etchant 437. As indicated inFIG. 7(B), the trenches are then filled with a suitable dielectricmaterial 438, thereby completing formation of the DT sections (e.g.,section 370-1). Referring again to FIG. 6, polysilicon gate structure325 is then formed over P-well 321 (block 440), and then N-type andP-type implants are performed (block 450), and then backendmetallization (block 460) is performed as described above.

Although the invention has been described in connection with severalembodiments, it is understood that this invention is not limited to theembodiments disclosed, but is capable of various modifications, whichwould be apparent to a person skilled in the art. For example, theconductivity types (i.e., N-type or P-type) of the various semiconductorregions can be reversed with similar results. Thus, the invention islimited only by the following claims.

We claim:
 1. An integrated circuit comprising: a base structureincluding an epitaxial layer formed on an upper surface of asemiconductor substrate, and at least one bulk CMOS RF switch formed inan active switch area of the base structure, said at least one bulk CMOSRF switch including: a Deep N-Well including a first N-type dopant atleast partially disposed in a first epitaxial region of the epitaxiallayer, said Deep N-well having a nominal concentration of said N-typedopant in the range of 1×10¹⁶ to 1×10¹⁸ atoms per cubic centimeter; atransistor element including: a P-Well including a first P-type dopantdisposed in a second epitaxial region such that said P-Well is entirelylocated over a first epitaxial layer portion of the first epitaxialregion, spaced-apart N-type source and drain contact diffusions formedby a second N-type dopant disposed in the P-Well adjacent to the upperepitaxial surface such that a channel region is formed by a portion ofthe P-Well located between the source and drain contact diffusions, anda gate structure located over the channel region; and an N-Tap elementcomprising a body region formed by a third epitaxial region of saidepitaxial layer that is at least partially located over a secondepitaxial layer portion of the first epitaxial region, said N-Tapelement also including a third N-type contact diffusion formed by saidsecond N-type dopant and disposed in the third epitaxial region adjacentto the upper epitaxial surface, wherein the body region comprisesintrinsic epitaxial material having a resistivity in the range of 0.5 to2ohm-cm, and wherein said N-Tap element is configured such that saidthird N-type contact diffusion is separated from a second upper boundaryregion of the second epitaxial layer portion by said intrinsic epitaxialmaterial forming said body region.
 2. The integrated circuit of claim 1,further comprising a control circuit configured to transmit a first biasvoltage to the third N-type contact diffusion, wherein the body regionof the N-Tap element is configured to pass at least a portion of saidfirst bias voltage from the third N-type contact diffusion to the DeepN-Well such that the Deep N-Well is maintained at a predetermined firstbias voltage level during operation of said transistor element.
 3. Theintegrated circuit of claim 2, further comprising a P-type body contactdiffusion formed by a second P-type dopant disposed in the P-Welladjacent to the upper epitaxial surface, wherein said control circuit isfurther configured to transmit a second bias voltage to said P-type bodycontact diffusion, whereby the second bias voltage maintains the P-Wellat a predetermined second bias voltage level during operation of saidtransistor element.
 4. The integrated circuit of claim 1, furthercomprising a plurality of peripheral field isolation sectionssurrounding said active switch area, and an intermediate field isolationsection extending between the P-Well and the N-Tap element.
 5. Theintegrated circuit of claim 4, further comprising a P-Tap elementincluding said first P-type dopant disposed in a fourth epitaxial regionof said epitaxial layer outside of said plurality of peripheral fieldisolation sections, wherein said P-Tap element extends entirely throughsaid epitaxial layer from said upper epitaxial surface to said uppersurface of the semiconductor substrate.
 6. An integrated circuitcomprising: a base structure including an epitaxial layer formed on anupper surface of a semiconductor substrate, said epitaxial layer havingan upper epitaxial surface that faces away from the semiconductorsubstrate; at least one bulk CMOS RF switch formed on an active switchregion of the base structure, said at least one bulk CMOS RF switchincluding: a Deep N-Well at least partially disposed in a firstepitaxial layer portion of the epitaxial layer; a transistor elementincluding functional switch elements disposed on a P-Well, said P-Wellbeing disposed in a second epitaxial region located over a first portionof the first epitaxial region such that said P-Well is separated fromsaid substrate by said Deep N-Well; and an N-Tap element including abody portion disposed in a third epitaxial region located over a secondportion the first epitaxial region, said N-Tap element being configuredto form a conductive path between said upper epitaxial surface and saidDeep N-Well; and an open-ring isolation structure comprising a pluralityof contiguous deep trench isolation sections extending around the activeswitch region, said open-ring isolation structure including opposing endportions defining a gap region therebetween, wherein said N-Tap elementis disposed in said gap region of said open-ring isolation structure. 7.The integrated circuit of claim 6, wherein said open-ring isolationstructure includes opposing parallel first and second end sections andopposing parallel first and second side sections that are collectivelyconfigured in a three-cornered rectangular arrangement including threeclosed corners and one open corner, and wherein said N-Tap element isdisposed in said open corner of said three-cornered rectangulararrangement.
 8. The integrated circuit of claim 7, wherein each of saidfirst and second end sections and each of said first and second sidesections extend entirely through the epitaxial layer from the upperepitaxial surface and into the semiconductor substrate.
 9. Theintegrated circuit of claim 7, wherein said P-Well extends between saidfirst and second side sections of said open-ring isolation structure andextends from said first end section to at least a portion of said secondepitaxial region, whereby said P-Well occupies a majority of the activeswitch region.